

09/735,256

REMARKS

Claims 1-27 are all the claims pending in the application. Claims 27 stands rejected on informalities, and claims 1-27 stand rejected on prior art grounds. Applicants respectfully traverse this rejection based on the following discussion.

I. The 35 U.S.C. §112, Second Paragraph, Rejection

Claim 27 stands rejected under 35 U.S.C. §112, second paragraph. More specifically, claim 27 lacked a period at the end of the claim. Claim 27 has been amended to include a period at the end. In view of the foregoing, the Examiner is respectfully requested to reconsider and withdraw this rejection.

II. The Prior Art Rejections

Claims 1-27 stand rejected under 35 U.S.C. §103(a) as being unpatentable over Manufacturing, hereinafter "Manufacturing" in view of Evans et al., hereinafter "Evans" (6,775,647). Applicants respectfully traverse this rejection based on the following discussion.

A. Lack of Prima Facie Case of Obviousness

Applicants first note that the Office Action fails to set forth a prima facie case of obviousness because the references are from non-analogous art fields and are not properly combinable.

The Office Action notes that Manufacturing does not expressly disclose performing a regression analysis on historical costs of historical critical gate dimensions. To cure this deficiency, the Office Action refers to Evans for teaching a method of estimating manufacturing

09/735,256

costs using a regression analysis. However, Evans relates to estimating costs within the field of aircraft engines (column 1, lines 32-37; column 5, lines 40-50) while all independent claims are specifically limited to performing "a regression analysis on historical costs of historical critical gate dimensions" for "semiconductor product costs."

The Office Action argues that the teachings from these somewhat diverse technical fields (aircraft engines and semiconductors) would have been combined by one ordinarily skilled in the field of predicting costs for developing new products. Presumably the Office Action is proposing that an individual interested in optimizing a manufacturing process would be motivated to look across many different technologies when developing manufacturing techniques. While this argument initially appears attractive (or at least plausible), it ignores the specific nature of "gate dimensions" within "semiconductor product costs" which are unique to the semiconductor manufacturing industry and which would not benefit from teachings within different technologies, such as the aircraft engine technology of Evans. There are many different dimensions within semiconductor devices such as the size and thickness of the source and drain regions, the size and depth of the channel region, the size and thickness of the gate oxide, sizes and positions spacers adjacent the gate, sizes and dimensions of various insulators and contacts connected to the source, drain, and gate regions. The claimed invention is able to predict the product costs of new semiconductor devices simply by specifying a new gate dimension, without having to specify dimensions, sizes, locations or thicknesses as of any other elements such as source, drain, gate oxide, contacts, channel region, etc. in other words, the claimed invention is very specifically related to semiconductor devices and omits the need to provide dimensions of all elements of the semiconductor device when predicting future costs. To the contrary, because Evans is rooted in aircraft engine technology, and not semiconductor technology, Evans requires the sizes, dimensions, etc. of future products to be specified when making costs predictions. Therefore, one skilled in the art of optimizing semiconductor manufacturing processes would not have made reference to aircraft engine manufacturing processes when attempting to develop a system of predicting costs of semiconductor products by supplying the dimension of a single component within the device.

09/735,256

Therefore, Applicants submit that the rejection stated in the Office Action initially appears to have merit, but that a detailed examination of the claimed subject matter reveals that one ordinarily skilled in the art would not have combined teachings from the semiconductor manufacturing art fields with teachings from the aircraft engine manufacturing art fields because the claimed subject matter deals with specific elements (critical gate dimensions) that are unique to semiconductor manufacturing which would not benefit from teachings within the aircraft engine manufacturing art fields. Thus, Applicants submit that a prima facie case of obviousness has not been set forth and that the rejection is defective.

B. The Proposed Combination of References Does Not Teach or Suggest the Claimed Invention

As shown above, one ordinarily skilled in the art would not have combined the references as suggested in the Office Action. Purely for sake of argument, if the references are combined as suggested in the Office Action, the proposed combination still does not teach or suggest many elements of the claimed invention. More specifically, the claimed invention performs a regression analysis on historical costs of historical critical gate dimensions at a specific fabricator and then uses the historical critical gate dimensions as independent variables and the historical costs as dependent variables in order to produce models. The claims define that the models only show the relationship between the historical critical gate dimensions and historical costs. For example, independent claims 1, 8, and 21 "perform a regression analysis on historical costs of historical critical gate dimensions at a fabricator" to create models "only showing a relationship between said historical critical gate dimensions and said historical costs" (this is similarly defined by independent claim 15).

As can be seen from the above, the claims are narrowly limited to predicting semiconductor product costs from historical critical gate dimensions. There simply is no corresponding teaching in the prior art of record for such claimed features. The Manufacturing reference is extremely general and, other than describing various noble goals relating to chip

09/735,256

complexity, cost per chip element set, yield percentage, etc., the Manufacturing reference is silent as to how such goals could be achieved. Indeed, the Office Action states that Manufacturing does not expressly disclose performing a regression analysis on historical costs of historical critical gate dimensions. Therefore, the bulk of the teaching of the narrowly claimed system and method would have to be found in the Evans reference if the rejection were to be meritorious.

However, because Evans is rooted in the technology of manufacturing aircraft engines, it does not discuss the relationship between historical critical gate dimensions and historical costs (nor would it be expected to). That is, there simply is no teaching for the claimed invention which provides the benefit of allowing the user to input only the gate dimensions to achieve a prediction of future costs for entire semiconductor products. There are many different dimensions within semiconductor devices such as the size and thickness of the source and drain regions, the size and depth of the channel region, the size and thickness of the gate oxide, sizes and positions of spacers adjacent the gate, sizes and dimensions of various contacts and insulators connected to the source, and drain, and gain regions. The claimed invention is able to predict the product costs of new semiconductor devices (e.g., whole transistors) simply by specifying a new gate dimension, without having to specify dimensions, sizes, locations, thicknesses of any other elements such as source, drain, gate oxide, contacts, channel region, etc. To equate the claimed ability to predict costs into an aircraft engine industry manufacturing process would require a teaching of predicting the cost an airplane based on the size of a given bolt or nut. Evans clearly does not provide such teaching.

To the contrary, Evans requires that the dimensions of each part needs to be specified in the regression analysis (see column 2, lines 19-34 and column 5, lines 19-39 of Evans). If Evans' teaching were translated into semiconductor manufacturing processes, Evans would require that the size and dimensions of the gate, gate oxide, source, drain, channel, contacts, etc. all be specified in order to arrive at a future cost prediction for the completed product (e.g., a transistor). Therefore, even if the teachings of Evans were applied to semiconductor manufacturing processes, Evans still would not teach or suggest to one ordinarily skilled in the art a system and method for predicting costs of semiconductor products based only on the critical

09/735,256

gate dimension (as claimed).

Additionally, Applicants note that even if one ordinarily skilled in the semiconductor product cost estimating field had made reference to Evans, the proposed combination of references still would not teach or suggest that the regression analysis should be limited only to historical critical gate dimensions as is required by independent claims 8, 15, and 21. As shown in the previous discussion, the Manufacturing reference does not discuss calculating future costs based upon critical gate dimensions. Instead, the Manufacturing reference only makes forecasts of chip complexity, cost per chip element set, yield percentage, etc. Evans only discusses the manufacturing of aircraft engines and is completely silent regarding any aspects of semiconductor manufacturing. Therefore, Evans also omits any teaching of limiting the regression analysis to critical gate dimensions.

Therefore, it is Applicants' position that the Manufacturing paper, even if combined with Evans, does not teach or suggest the claimed ability to "perform a regression analysis on historical costs of historical critical gate dimensions at a fabricator" to create models "only showing a relationship between said historical critical gate dimensions and said historical costs" as defined by independent claims 1, 8, and 21 (and similarly defined by independent claim 15). Thus, Applicants submit that independent claims 1, 8, 15, and 21 are patentable over the proposed combination of the Manufacturing paper and Evans. Further, dependent claims 2-7, 9-14, 16-20, and 22-27 are similarly patentable, not only because they depend from a patentable independent claim, but also because of the additional features of the invention they define. In view of the foregoing, the Examiner is respectfully requested to reconsider and withdraw this rejection.

III. Formal Matters and Conclusion

In view of the foregoing, Applicants submit that claims 1-27, all the claims presently pending in the application, are patentably distinct from the prior art of record and are in condition for allowance. The Examiner is respectfully requested to pass the above application to issue at

09/735,256


the earliest possible time.

Please charge any deficiencies and credit any overpayments to Attorney's Deposit
Account Number 09-0456.

Respectfully submitted,

Dated:

2/14/06



Frederick W. Gibb, III
Registration No. 37,629

Gibb I.P. Law Firm, LLC
2568-A Riva Road, Suite 304
Annapolis, MD 21401
Customer Number: 29154
(301) 261-8071